

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/796,499	03/08/2004	Ben Esposito	174/298	3012	
36981 FISH & NEAV	36981 7590 07/26/2007 FISH & NEAVE IP GROUP			EXAMINER	
ROPES & GRAY LLP 1211 AVENUE OF THE AMERICAS NEW YORK, NY 10036-8704			ALROBAYE, IDRISS N		
			ART UNIT	PAPER NUMBER	
		•	2183		
	•		MAIL DATE	DELIVERY MODE	
			07/26/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Application No. Applicant(s) 10/796,499 ESPOSITO, BEN Interview Summary Art Unit Examiner Idriss N. Alrobaye 2183 All participants (applicant, applicant's representative, PTO personnel): (1) Idriss N. Alrobaye. (4)____ (2) Gall Gotfried. Date of Interview: 19 July 2007. Type: a) ☐ Telephonic b) ☐ Video Conference c) Personal (copy given to: 1) applicant 2) applicant's representative Exhibit shown or demonstration conducted: d) Yes e) No. If Yes, brief description: _____. Claim(s) discussed: 1 and 17. Identification of prior art discussed: Peng U.S. Patent No. 5,594,675. Agreement with respect to the claims f(X) was reached. f(X) was not reached. f(X) N/A. Substance of Interview including description of the general nature of what was agreed to if an agreement was reached, or any other comments: Mr. Gotfried spoke with the examiner with regards to the propose amendments (see attachment). The examiner indicated that the propose amendments would overcome Peng reference (U.S. Patent No. 5,594,675). Furthermore, the examiner indicated that the propose amendments would require further search and consideration.. (A fuller description, if necessary, and a copy of the amendments which the examiner agreed would render the claims allowable, if available, must be attached. Also, where no copy of the amendments that would render the claims allowable is available, a summary thereof must be attached.) THE FORMAL WRITTEN REPLY TO THE LAST OFFICE ACTION MUST INCLUDE THE SUBSTANCE OF THE INTERVIEW. (See MPEP Section 713.04). If a reply to the last Office action has already been filed, APPLICANT IS GIVEN A NON-EXTENDABLE PERIOD OF THE LONGER OF ONE MONTH OR THIRTY DAYS FROM THIS INTERVIEW DATE, OR THE MAILING DATE OF THIS INTERVIEW SUMMARY FORM, WHICHEVER IS LATER, TO FILE A STATEMENT OF THE SUBSTANCE OF THE INTERVIEW. See Summary of Record of Interview requirements on reverse side or on attached sheet. EDDIE CHAN SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100

Examiner Note: You must sign this form unless it is an Attachment to a signed Office action.

Examiner's signature, if required

FOR DISCUSSION PURPOSES ONLY NOT FOR ENTRY INTO APPLICATION

U.S. Patent Application No.: 10/796,499

Filed: March 8, 2004 Our Docket: 1.74/248

Parties:

USPTO: Examiner Idriss N. Alrobaye

Ropes & Gray: Gall C. Gotfried (Reg. No. 58,333)

PROPOSED AMENDMENTS FOR DISCUSSION BY TELEPHONE

1. (proposed amendment) Digital signal
processing (DSP) circuitry that independently processes a
plurality of multi-channel data signals, comprising:

a plurality of columns of registers, each said column comprising an input and a plurality of registers arranged in serial; and

interconnection circuitry for allowing successive channels of said plurality of multi-channel data signals to be selectively shifted through said plurality of registers in each said column and to also be selectively shifted through a plurality of registers in at least one other of said plurality of columns, wherein said interconnection circuitry allows a value at the input of each column to be selectively routed to any said register in said respective column by bypassing any register or registers that precede said register in said respective column.

17. (proposed amendment) A programmable logic device (PLD), comprising:

digital signal processing (DSP) circuitry that supports multiple channels of data being transmitted on the same carrier, said DSP circuitry comprising:

tap delay line circuitry that comprises registers for registering the data of each of the multiple channels such that the data of each channel is not mixed

FOR DISCUSSION PURPOSES ONLY NOT FOR ENTRY INTO APPLICATION

with the data of any other channel, wherein the tap delay line circuitry comprises:

an input; and

interconnection circuitry that allows a value received at the input to be selectively routed to any register of said registers in said tap delay line circuitry by bypassing any register or registers that precede said register in said tap delay line circuitry; and

utilization circuitry that performs a function on data received from said tap delay line circuitry.